 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MC74F377 OCTAL D FLIP-FLOP WITH ENABLE The MC74F377 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) is LOW. This device is supplied in a 20-pin package. * High Impedance NPN Base Inputs for Reduced Loading (20 A in * * * * * HIGH and LOW States) Ideal for Addressable Register Applications Enable for Address and Data Synchronization Applications Eight Edge-Triggered D Flip-Flops Buffered Common Clock See: MC74F373 for Transparent Latch Version MC74F374 for 3-State Version OCTAL D FLIP-FLOP WITH ENABLE FASTTM SCHOTTKY TTL 20 1 J SUFFIX CERAMIC CASE 732-03 CONNECTION DIAGRAM (TOP VIEW) VCC 20 Q7 19 D7 18 D6 17 Q6 16 Q5 15 D5 14 D4 13 Q4 12 CP 11 20 1 N SUFFIX PLASTIC CASE 738-03 20 1 E 2 Q0 3 D0 4 D1 5 Q1 6 Q2 7 D2 8 D3 9 Q3 10 GND 1 DW SUFFIX SOIC CASE 751D-03 ORDERING INFORMATION MC74FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC FUNCTION TABLE Inputs Operating Mode Load "1" Load "0" Hold (do nothing) CP X E l l h H Dn h l X X Outputs Qn H L No Change No Change H = HIGH voltage level steady state; h = HIGH voltage level one setup time prior to the LOW-to-HIGH Clock transition; L = LOW voltage level steady state; l = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition; X = Don't Care; = LOW-to-HIGH clock transition FAST AND LS TTL DATA 4-278 MC74F377 FUNCTIONAL DESCRIPTION The MC74F377 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Enable (E) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The E input must be stable one setup time prior to the LOWto-HIGH clock transition for predictable operation. GUARANTEED OPERATING RANGES Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current -- HIGH Output Current -- LOW Parameter 74 74 74 74 Min 4.5 0 Typ 5.0 25 Max 5.5 70 -1.0 20 Unit V C mA mA DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.5 2.7 VOL IIH IIL IOS ICC Output LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit Current (Note 2) Total Supply Current -60 ICCH ICCL 55 70 2.5 2.7 0.35 0.5 20 -20 -150 72 90 V A A mA mA mA IOL = 20 mA VIN = 2.7 V VIN = 0.5 V VOUT = 0 V Dn = 4.5 V, CP = , E = GND Dn = E = GND, CP = Min 2.0 0.8 -1.2 Typ Max Unit V V V V Test Conditions Guaranteed Input HIGH Voltage Guaranteed Input LOW Voltage IIN = -18 mA IOH = -1.0 mA VCC = MIN VCC = 4.5 V VCC = 4.75 V VCC = MIN VCC = MAX VCC = MAX VCC = MAX VCC = MAX NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. 2. Not more than one output should be shorted at a time, nor for more than 1 second. AC ELECTRICAL CHARACTERISTICS 74F TA = +25C VCC = +5.0 V CL = 50 pF Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay CP to Qn Min 110 4.0 4.0 Typ 120 6.5 7.0 8.5 9.0 Max 74F TA = 0 to +70C VCC = 5.0 V 10% CL = 50 pF Min 100 4.0 4.0 10 10.5 Max Unit MHz ns FAST AND LS TTL DATA 4-279 MC74F377 LOGIC DIAGRAM D0 (3) E (1) D1 (4) D2 (7) D3 (8) D4 (13) D5 (14) D6 (17) D7 (18) D CP v Q D CP v Q D CP v Q D CP v Q D CP v Q D CP v Q D CP v Q D CP v Q (11) CP (2) Q0 VCC = PIN 20 GND = PIN 10 (5) Q1 (6) Q2 (9) Q3 (12) Q4 (15) Q5 (16) Q6 (19) Q7 AC OPERATING REQUIREMENTS 74F TA = +25C VCC = 5.0 V CL = 50 pF Symbol ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(H) tw(L) Parameter Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Setup Time, HIGH or LOW E to CP Hold Time, HIGH or LOW E to CP Clock Pulse Width HIGH or LOW Min 3.0 3.0 1.0 1.0 2.5 4.0 0 0 4.0 4.0 Typ Max Min 3.0 3.0 1.0 1.0 2.5 4.0 0 0 5.0 5.0 ns ns ns ns 74F TA = 0C to +70C VCC = 5.0 V 10% CL = 50 pF Typ Max Unit ns FAST AND LS TTL DATA 4-280 |
Price & Availability of MC74F377DW
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |